



# CML GOLDEN


Rev 1.00


2019.05



&lt;Variant Name&gt;







<Variant Name>



**Title :**

**Power Flow**

ASUSTek COMPUTER INC.

**Engineer:**

**Jaosn**

Size

Project Name

Rev

A3

**Cometlake**

R1.00

Date:






Monday, March 23, 2020







Sheet

4


of

123






<Variant Name>


		Title : <b>VCORE DRIVER2</b>	
ASUSTek COMPUTER INC.		Engineer: <b>Mandy</b>	
Size  <b>A1</b>	Project Name  <b>COMET LAKE</b>		Rev  <b>R1.00</b>
Date: <b>Thursday, April 30, 2020</b>		Sheet <b>8</b> of <b>123</b>	



<Variant Name>

		<b>Title :</b> <b>VCORE CONTROLLER(ISL95856IRZ)</b>	
<b>ASUSTek COMPUTER INC.</b>		<b>Engineer: ChuKang</b>	
<b>Size</b>  Custom	<b>Project Name</b>  <b>KabyLake VC</b>		<b>Rev</b>  R1.00
<b>Date:</b> Thursday, April 30, 2020		<b>Sheet</b> 9 <b>of</b> 123	




<Variant Name>

		Title : <b>+VCCCORE_3</b>	
ASUSTek COMPUTER INC.		Engineer: <b>ChuKang</b>	
Size  Custom	Project Name  <b>KabyLake VC</b>		Rev  R1.00
Date: <b>Thursday, April 30, 2020</b>		Sheet <b>11</b> of <b>123</b>	









<Variant Name>

		Title : <b>+VCCCORE_3</b>	
ASUSTek COMPUTER INC.		Engineer: <b>ChuKang</b>	
Size  <b>A3</b>	Project Name  <b>KabyLake VC</b>		Rev  <b>R1.00</b>
Date: <b>Thursday, April 30, 2020</b>		Sheet <b>14</b> of <b>123</b>	

<Variant Name>

		Title : <b>+VCCCORE_3</b>	
ASUSTek COMPUTER INC.		Engineer: <b>ChuKang</b>	
Size <b>A3</b>	Project Name <b>KabyLake VC</b>		Rev <b>R1.00</b>
Date: <b>Thursday, April 30, 2020</b>		Sheet <b>15</b> of <b>123</b>	



&lt;Variant Name&gt;



Title : Socket MLCC

Engineer: Mandy

Size A3


Project Name comet lake 10+2

Rev 1.02

Date: Thursday, April 30, 2020

Sheet 16 of 123

20170923:S0-->S3,there's a power down glitch with 5V\_S0IX control,so we change the control to 3V\_S0IX,as well,PR2232 is recified to 0402 22kohm





1. 若不使用 NCT6798D A Version和NCT6798D B Version DDR4 Sequence, 此 Block 內紅線與藍線框起來的元件都上件


**A** Power后(非拔24pin), Power LED仍然亮起, 直到跟SB PWR LED一起熄滅”的 bug, 則紅線框起來的元件不上件, 藍線框起來的元件仍要上件來patch上述bug

<2> 產生 DDR4 VPP Power 的 power source 在

3. 若使用 NCT6798D B Version DDR4 Sequence, 此 Block 內紅線與藍線框起來的元件都不上件

[illegible]

ASUS		Title : VDDQ/VPPDDR	
ASUSTek COMPUTER INC.		Engineer: Mandy	
Size	Project Name	coffeelake demo	Rev
A2			\$1.00
Date:	Friday, May 15, 2020	Sheet	17 of 123



For 3\*3 DFN 3A DDR4 terminator LDO (RT9088A and UP8815P)  
1. Intel HXX series (比如:H110,H170,H270等) 使用UPI UP8815P (P/N: 06094-00060000)  
2. Intel other series(比如:BXX,ZXX,QXX等)和AMD Project使用RICHTER RT9088A(P/N: 06094-00050000)



[20,22,23,58,100]

[35,100]

[100]




<Variant Name>

# 1.0V\_A\_EN






# for B460 or H410 chipset

P_+1.0A_OV1_10	+1.0A Show value	+1.0A Design value
1	1.00V	1.008V(default)
0	1.10V	1.1003V




If using TP554328, then PR3034 need mounted.



NOTE:which power rail power to audio ic should be confirmed by EE.

1.1n and 10uF keep more than 10nHb away  
2 input cap and Output cap can't use same GND  
3.P\_5VSB\_GATE\_3D is away from Vin more than 15nHb, from Vout more than 10nHb.

FOR O\_PWBOK




FOR O\_DESB\_5S



Note:  
P\_5VSB\_GATE\_3D is about 15nH or more distance apart from other power rail.

Note: PC4001 靠近P84002位置


Inrush circuit is available as matching UVP circuit.



PR4567 and O1\_5VSB\_GATE3 offpage can be deleted without SIO Control Sequence.

don't need for Flash Back

+5VSB\_ATX ==>+3VSB\_ATX I<sub>o</sub>:1.5A





- 1.Vin and Vout keep more than 30mils away.
- 2.Input cap and Output cap can't use same GND.
- 3.P\_SVSB\_GATE\_10 is away from Vin more than 15mils ,from Vout more than 30mils.



If OVP protection circuit isn't mounted, then PC4501 isn't also mounted.



主板上+5VSB\_DUAL上有接不耐12V高壓的元件且上件,例如用

主板上+5VSB\_DUAL上没有接不耐12V高压的元件或




### +5VSB\_DUAL Inrush Circuit for USB Port default have Power










P\_VDDQ\_PHASE\_20 这根 net 请直接从 VDDQ phase shape 处拉出来，而非从 IC 的 phase pin 拉，降低 phase spike，使 end output 更精准。



## Power off Sequence





## VR\_PG de-glitch




Title			
<Title>			
Size	Document Number		Rev
B	<Doc>		<RevCode>
Date:	Thursday, April 30, 2020	Sheet	24 of 123

DUMMY LOAD & ATX mainpower Discharge




Q\_+12V\_DUMMYLOAD1




whether 5V&3V dummy load need mounting,please confirm with EE.

<Variant Name>

<Variant Name>


		Title : <b>NA</b>	
ASUSTek COMPUTER INC.		Engineer: <b>Mandy_cao</b>	
Size <b>A3</b>	Project Name <b>KabyLake DEMO</b>		Rev <b>R1.00</b>
Date: <b>Thursday, April 30, 2020</b>		Sheet <b>26</b> of <b>123</b>	

<Variant Name>

		Title : <b>+VCCCORE_3</b>	
ASUSTek COMPUTER INC.		Engineer: <b>ChuKang</b>	
Size <b>A2</b>	Project Name <b>KabyLake VC</b>		Rev <b>R1.00</b>
Date: <b>Thursday, April 30, 2020</b>		Sheet <b>27</b> of <b>123</b>	

Title			
<Title>			
Size	Document Number		Rev
C	<Doc>		<RevCode>
Date:	Thursday, April 30, 2020	Sheet	28 of 123


<Variant Name>

		Title : <b>VCCSTG</b>	
ASUSTek Computer Inc.		Engineer:	<b>Cisco</b>
Size  Custom	Project Name  <b>CometLake VC</b>		Rev  R1.00
Date: <b>Thursday, April 30, 2020</b>		Sheet	<b>29</b> of <b>123</b>

# 4 Pin +12V Connector


顏色: W

EE 修改料號





<Variant Name>

		Title : +VCCCORE_3	
ASUSTek COMPUTER INC.		Engineer: ChuKang	
Size A3	Project Name  KabyLake VC		Rev R1.00
Date: Thursday, April 30, 2020	Sheet	30 of 123	



HDMI signals define TX2 as DP TX0





[40]

D4\_DQ\_B[0:63]

Channel B  
4 Layer routing

LGA1208

DQ Follow C8B

✗support ECC

HT27

1 H\_D4\_VREFCA\_B0  
H\_D4\_VREFCA\_B1SOCKET\_1208P  
12081-00280600  
s\_socket1200\_7hole

VREF FROM CPU PIN AC39

TO CHB DIMM0

[4]

High frequency termination,  
can absorb any high  
frequency noise coming from  
CPU/board crosstalk.DDR1\_CKPi[0]  
DDR1\_CKNi[0]  
DDR1\_CKPi[1]  
DDR1\_CKNi[1]  
DDR1\_CKPi[2]  
DDR1\_CKNi[2]  
DDR1\_CKPi[3]  
DDR1\_CKNi[3]DDR1\_CKEi[0]  
DDR1\_CKEi[1]  
DDR1\_CKEi[2]  
DDR1\_CKEi[3]DDR1\_CS#i[0]  
DDR1\_CS#i[1]  
DDR1\_CS#i[2]  
DDR1\_CS#i[3]DDR1\_ODTi[0]  
DDR1\_ODTi[1]  
DDR1\_ODTi[2]  
DDR1\_ODTi[3]DDR1\_BAi[0]  
DDR1\_BAi[1]DDR1\_MAi[16]  
DDR1\_MAi[14]  
DDR1\_MAi[15]DDR1\_MAi[0]  
DDR1\_MAi[1]  
DDR1\_MAi[2]  
DDR1\_MAi[3]  
DDR1\_MAi[4]  
DDR1\_MAi[5]  
DDR1\_MAi[6]  
DDR1\_MAi[7]  
DDR1\_MAi[8]  
DDR1\_MAi[9]  
DDR1\_MAi[10]  
DDR1\_MAi[11]  
DDR1\_MAi[12]  
DDR1\_MAi[13]DDR1\_ACT#  
DDR1\_PAR  
DDR1\_ALERT#DDR1\_DQSNi[0]DDR0\_DQSNi[2]  
DDR1\_DQSNi[1]DDR0\_DQSNi[3]  
DDR1\_DQSNi[2]DDR0\_DQSNi[6]  
DDR1\_DQSNi[3]DDR0\_DQSNi[7]  
DDR1\_DQSNi[4]DDR1\_DQSNi[2]  
DDR1\_DQSNi[5]DDR1\_DQSNi[3]  
DDR1\_DQSNi[6]  
DDR1\_DQSNi[7]DDR1\_DQSPi[0]DDR0\_DQSPi[2]  
DDR1\_DQSPi[1]DDR0\_DQSPi[3]  
DDR1\_DQSPi[2]DDR0\_DQSPi[6]  
DDR1\_DQSPi[3]DDR0\_DQSPi[7]  
DDR1\_DQSPi[4]DDR1\_DQSPi[2]  
DDR1\_DQSPi[5]DDR1\_DQSPi[3]  
DDR1\_DQSPi[6]  
DDR1\_DQSPi[7]DDR1\_DQSPi[8]  
DDR1\_DQSPi[9]AT23  
AU23  
AV22  
AU22  
AT21  
AU21  
AU20  
AV20AT25  
AR26  
AT26  
AP26AN17  
AN15  
AR16  
AM15AM17  
AP14  
AM16  
AM14AP18  
AN19AM23  
AM22AM18  
AP17  
AP16  
AP19AP20  
AR20  
AM20  
AP21  
AN21  
AR22  
AM21  
AP22  
AN23  
AR18  
AP23  
AR24  
AP15AP25  
AM19  
AP24AE34  
AK34  
AP35  
AP30  
AN12  
AP7  
AL8  
DDR1\_DQSNi[6]  
DDR1\_DQSNi[7]AF34  
AL34  
AP34  
AP29  
AN11  
AP6  
AK8  
AP8AJ27  
AJ26D4\_MB\_CLK0  
D4\_MB\_CLK1  
D4\_MB\_CLK#1D4\_CKE\_B0  
D4\_CKE\_B1D4\_CS\_B#0  
D4\_CS\_B#1D4\_ODT\_B0  
D4\_ODT\_B1D4\_BAB0  
D4\_BAB1D4\_BGB0  
D4\_BGB1D4\_MAB16  
D4\_MAB14  
D4\_MAB15D4\_MAB0  
D4\_MAB1  
D4\_MAB2  
D4\_MAB3  
D4\_MAB4  
D4\_MAB5  
D4\_MAB6  
D4\_MAB7  
D4\_MAB8  
D4\_MAB9  
D4\_MAB10  
D4\_MAB11  
D4\_MAB12  
D4\_MAB13D4\_B\_ACT#  
D4\_B\_PAR  
D4\_B\_ALERT#D4\_DQS\_B#0  
D4\_DQS\_B#1  
D4\_DQS\_B#2  
D4\_DQS\_B#3  
D4\_DQS\_B#4  
D4\_DQS\_B#5  
D4\_DQS\_B#6  
D4\_DQS\_B#7D4\_DQS\_B0  
D4\_DQS\_B1  
D4\_DQS\_B2  
D4\_DQS\_B3  
D4\_DQS\_B4  
D4\_DQS\_B5  
D4\_DQS\_B6  
D4\_DQS\_B7

ECC DQS

[40]  
[40]  
[40]  
[40][40]  
[40][40]  
[40][40]  
[40][40]  
[40][40]  
[40]  
[40][40]  
[40]  
[40]  
[40]  
[40]  
[40]  
[40]  
[40]  
[40]  
[40]  
[40]  
[40]  
[40]  
[40][40]  
[40]  
[40][40]  
[40]  
[40]  
[40]  
[40]  
[40]  
[40]  
[40]  
[40]  
[40]  
[40]  
[40]  
[40]  
[40][40]  
[40]  
[40]  
[40]  
[40]  
[40]  
[40]  
[40]  
[40]  
[40]  
[40]  
[40]  
[40]  
[40]

[40]

D4\_MAB[0:16]

[40]



Title : LGA1H51 (DDR4\_B Control)

ASUSTek Computer Inc.

Engineer: Eason

Size  
A3

Project Name


KabyLake VC

Rev

R1.03B


Date: Friday, May 29, 2020

Sheet 34 of 136



### 方框2

2)



CPU Installed	CPU_ID Level
CML-S	GND
2021 Next Gen S-series CPU	HiZ

CPU_ID	VCCIO_0	VCCIO_1_2
L	0.95	OFF
H	1.05	1.00

CFG	0	1	DESCRIPTION
0	NONE	STALL	BAR
1	NONE	PCFLUSH	PCFLUSH MODE
2	NONE	REVERSE	REQ_LANE_REVERSAL - SEE PCIe CHAPTER
3	ENABLED	DISABLED	PHYSICAL_DEERR_ENABLED
4	DISABLE	ENABLE	DP_PRESNCE
5	DISABLE	ENABLE	PROG/CFGERR[0]
6	DISABLE	ENABLE	PROG/CFGERR[1]
7	RESERVED	BDS_RD0	REQ_CTRER_TRAINING
8	DISABLE	ENABLE	CFG_UNDOCK
9	PRESENT	NOT PRESENT	SVID NOT PRESENT
10	ACTIVATE	NOT ACTIVATED	SAFE_MODE_ROOT
11	HALF-SWING	FULL-SWING	DATA_AC_COUPLED
12	AC COUPLED	AC COUPLED	DATA_AC_COUPLED
13	INTERSECTON (SPT)	NOT SPT	PCN TYPE
14	SVID	FIXED	VCCSA SVID NOT PRESENT
15	RESERVED		
15	RESERVED		


PLACE HR24 CLOSER TO CPU  
follow CRB pull high to VCCSTG

VCCSTG\_VCCSFR

HR24  
100 Ohm

XDP

H\_TDO









XDP Card USB3 CON2

+VCCIO請從DIP電容跳線至XDP Card CON2 Pin1




GND請跳線至XDP Card CON2 Pin7



+1.0V\_A請從DIP電容跳線至XDP Card CON2 Pin19

XDP Card USB3 CON3



讓VCCST在插入XDP制具時有電

CT311請跳線至CON3 Pin11




+VCCST請從DIP電容跳線至XDP Card CON3 Pin19

+3VSB請從DIP電容跳線至XDP Card CON4 Pin1



+3VSB\_ATX請從DIP電容跳線至XDP Card CON4 Pin19



O\_RSMRST# H\_CFG4  
O\_IOPWRBTN# H\_CFG5  
O\_RSTCON# H\_CFG6  
H\_CPU\_PWRGD H\_CFG9  
S\_SYSPWROK  
H\_CPURST#  
S\_SMBCLK\_MAIN  
S\_SMBDATA\_MAIN

由於RD CT\*test pin會被做 no test  
處理，所以刪除這些需要有test  
pin屬性，要layout額外加

Naming Rule:

CTxPy==&gt;請跳線到XDP Card CONx connector的Piny

Placement Rule:

此頁面測點全部放置背面靠近輸出端，

Layout會協助把Reference文字面開出，

若有需求初期PCB版本可洗背面文字，

但低階機種PVT PCB版本請記得通知板廠不洗背面文字

Power Rework:

+1.0V\_A請從DIP電容跳線至XDP Card CON2 Pin19


+3VSB請從DIP電容跳線至XDP Card CON4 Pin1


+VCCST請從DIP電容跳線至XDP Card CON3 Pin19



+VCCIO請從DIP電容跳線至XDP Card CON2 Pin1

+3VSB\_ATX請從DIP電容跳線至XDP Card CON4 Pin19

GND請跳線至XDP Card CON2 Pin7











<Variant Name>

		Title : DDR4 Channel B	
ASUS Tek Computer INC		Engineer: Morse_Peng	
Size	Project Name	SkyLake VC	Rev
A3			R1.00
Date:	Friday, May 15, 2020	Sheet	40 of 60





[6,39,40,48,58,63]  
[6,39,40,48,58,63]

S\_SMBCLK\_MAIN  
S\_SMBDATA\_MAIN



S\_SMBCLK\_DDR  
S\_SMBDATA\_DDR

[6,39,40,48,58,63]  
[6,39,40,48,58,63]


<Variant Name>




**Title :** DDR4 (SMBUS/SPD)

ASUSTek Computer Inc. **Engineer:** Payton\_Lin




Size A3	Project Name <b>X99 VC Rev1.00</b>	Rev 1.00
------------	---------------------------------------	-------------



<Variant Name>

		Title : <b>HDMI</b>	
ASUSTek Computer Inc.		Engineer: <i>alex_zhou</i>	
Size	Project Name	<b>Standard Circuit</b>	Rev
A2			0.01A
Date: <i>Thursday, May 21, 2020</i>		Sheet	44 of 113



~~delete this page for HDMI/DVI colav~~





如果節能不用，則刪除此線




## Level Shifter





ES






Choose connector by project





Copyright Reserved



Passive/Active Devices					
Max Capacitance (Backdrive I Protection)	Schottky Diode	NA	pF	10	10
Resistor Value (+/- 5%)	R1/R2	NA	$\Omega$	680	NA
ESD Protection	ESD	NA	Optional	Optional	Optional
Max nFET Ron/Cout	NA	NA	$\Omega$ pF	30hm/10pF	NA





STANDARD CIRCUIT	
XINB	OTHER
SZ_DP2VGA_1.2A	
LOGO_HD_DEMO_OTHER	


BOM	need DP2VGA	no DP2VGA
/VGA	mount	unmount
/X	unmount	unmount

<Variant Name>		Title : RTD2166	
ASUSTEK COMPUTER INC		Engineer: SZ Design IP	
Size	Project Name	DP2VGA Demo Circuit	
A3	Friday, May 15, 2020	Sheet	48 of 100



# D-Sub Connector Circuit for Realtek DP2VGA IC

A. Choose D-Sub Connector Type by Project

B. Modify Part Number of D-Sub Connector by Color




delete it for EMS



## A.2


### High Rise D-Sub Connector



<Variant Name>

<b>ASUS</b>		Title : RTD2166 D-Sub	
ASUSTEK COMPUTER INC		Engineer: SZ Design IP	
Size A3	Project Name DP2VGA Demo Circuit	Rev 0.0	
Date: Friday, May 15, 2020		Sheet 49	of 100

<Variant Name>

		<b>Title :</b> QUICK SWITCH(PCIEX16_1)	
ASUSTek COMPUTER INC.		<b>Engineer:</b> <b>Aaron_Su</b>	
Size	Project Name		Rev
A3	<b>CoffeeLake VC</b>		R1.01
Date:      Friday, March 20, 2020		Sheet      50      of      136	











<Variant Name>

		Title :     PCIEX3_2(CHARCOAL_炭黒)	
ASUSTeK COMPUTER INC.		Engineer:   KENNY_CHEN	
Size	Project Name		Rev
A2	Z87-PRO		P1.02A
Date:	Friday, March 20, 2020	Sheet	52 of 136


<Variant Name>


















		Title : <b>HDMI</b>	
ASUSTek Computer Inc.		Engineer: <i>alex_zhou</i>	
Size  <i>A2</i>	Project Name  <b>Standard Circuit</b>		Rev  <i>0.01A</i>
Date: <i>Monday, March 23, 2020</i>		Sheet <i>53</i> of <i>113</i>	









		<b>Title :</b> <b>SPTH (PCIE/DMI/USB)</b>	
<b>ASUSTek Computer Inc.</b>		<b>Engineer:</b> <b>Morse_Peng</b>	
<b>Size</b> A3	<b>Project Name</b>  <b>SkyLake VC</b>		<b>Rev</b> R1.00
<b>Date:</b> <b>Friday, May 15, 2020</b>		<b>Sheet</b> <b>56</b>	<b>of</b> <b>117</b>







H410: 02001-00751700



有VGA的板子, 若VGA接在DDI1 port上,  
相對應的DDPB\_CTRLCLK/DDPB\_CTRLDATA  
的pull\_high需要上件




COMETLAKE\_PCH-V  
B02001-00752600  
s\_bga\_885p\_906x945

H410: 02001-00751700



[85.86] S\_U3RXDN1\_R  
[85.86] S\_U3RXDN1\_R  
[85.86] S\_U3TXDN1\_R  
[85.86] S\_U3TXDN1\_R  
[85.86] S\_U3RXDN2\_R  
[85.86] S\_U3RXDN2\_R  
[85.86] S\_U3TXDN2\_R  
[85.86] S\_U3TXDN2\_R  
[85.86] S\_U3RXDN3\_R  
[85.86] S\_U3RXDN3\_R  
[85.86] S\_U3TXDN3\_R  
[85.86] S\_U3TXDN3\_R  
[85.86] S\_U3RXDN4\_R  
[85.86] S\_U3RXDN4\_R  
[85.86] S\_U3TXDN4\_R  
[85.86] S\_U3TXDN4\_R



B7  
A7  
D13  
C13  
B8  
B13  
A14  
B9  
A9  
B14  
C14  
E11  
G11  
B15  
C15  
E13  
G13  
A16  
B16  
H15  
K15  
C17  
D17

USB3\_1\_RXN  
USB3\_1\_RXP  
USB3\_1\_TXN  
USB3\_1\_TXP  
USB3\_2\_SSI\_C\_1\_RXN  
USB3\_2\_SSI\_C\_1\_RXP  
USB3\_2\_SSI\_C\_1\_TXN  
USB3\_2\_SSI\_C\_1\_TXP  
USB3\_3\_SSI\_C\_2\_RXN  
USB3\_3\_SSI\_C\_2\_RXP  
USB3\_3\_SSI\_C\_2\_TXN  
USB3\_3\_SSI\_C\_2\_TXP  
USB3\_4\_RXN  
USB3\_4\_RXP  
USB3\_4\_TXN  
USB3\_4\_TXP  
USB3\_5\_RXN  
USB3\_5\_RXP  
USB3\_5\_TXN  
USB3\_5\_TXP  
USB3\_6\_RXN  
USB3\_6\_RXP  
USB3\_6\_TXN  
USB3\_6\_TXP

COMETLAKE\_PCH-V  
B02001-00752600  
s\_bga\_885p\_906x945

H410: 02001-00751700



GPP\_I9/DDPB\_CTRLCLK  
GPP\_I6/DDPB\_CTRLDATA  
GPP\_I7/DDPC\_CTRLCLK  
GPP\_I8/DDPC\_CTRLDATA  
GPP\_I9/DDDP\_CTRLCLK  
GPP\_I10/DDDP\_CTRLDATA

GPP\_F14  
GPP\_F23  
GPP\_F22

GPP\_G23  
GPP\_G22  
GPP\_G21  
GPP\_G20  
GPP\_H23/PS\_ON#

AW5

AV7 1PD S\_DP\_DDC\_CLK  
AY5 S\_DP\_DDC\_DATA  
BA6 1PD S\_HDMI\_DDC\_CLK  
AY1 S\_HDMI\_DDC\_DATA  
AY2 2PB S\_DVI\_DDC\_CLK  
S\_DVI\_DDC\_DATA

AD44 1 ST270  
AE39 S\_GPP\_F14 1 ST317  
AB45 S\_GPP\_F23 1 ST316  
S\_GPP\_F22

R44  
R45  
AC30  
Y35 1  
BG34 S\_GPP\_G20 PCH\_PSON#

S\_SPL\_TPM\_IRQ# [67]  
PCH\_PSON# PCH\_PSON# [55,70,71,100]

S\_LAD3\_0  
S\_LAD0  
S\_LAD1  
S\_LAD2  
S\_LAD3

S\_LFRAME# [100]  
S\_SERIRQ [100]  
O\_KBRST# [100]

CK\_24M\_SIO\_R  
S\_GPP\_G19  
S\_GPP\_G18

AK44  
AL45  
AL44  
AF45  
AH36  
AH39  
AG41  
AF44

GPP\_A1/LAD0/ESPL\_I00  
GPP\_A2/LAD1/ESPL\_I01  
GPP\_A3/LAD2/ESPL\_I02  
GPP\_A4/LAD3/ESPL\_I03

GPP\_A5/LFRAME/ESPL\_CS#  
GPP\_A6/SERIRQ/ESPL\_CS#  
GPP\_A7/PIRQ/ESPL\_ALERT#  
GPP\_A0/RCIN/ESPL\_ALERT#  
GPP\_A14/SUS\_STAT#/ESPL\_RESET#  
GPP\_A9/CLKOUT\_LPC/ESPL\_CLK  
GPP\_A10/CLKOUT\_LPC1

GPP\_G19/SM#  
GPP\_G18/NMI#  
GPP\_E6/DEVSLP2  
GPP\_E5/DEVSLP1  
GPP\_E4/DEVSLP0  
GPP\_F9/DEVSLP7  
GPP\_F8/DEVSLP6  
GPP\_F7/DEVSLP5  
GPP\_F6/DEVSLP4  
GPP\_F5/DEVSLP3

SRN2103 8.2KOhm  
NA

AR15 1PU  
AY15 1PU S\_GPP\_A1  
AV17 1PU S\_GPP\_A2  
BE14 1PU S\_GPP\_A3  
S\_GPP\_A4

BF14  
BC13  
AY13 S\_ESPL\_CS#  
AU15 S\_GPP\_A7

BF16  
BE15  
AY17 CK\_24M\_SIO\_R

R43  
U45 S\_GPP\_G19  
S\_GPP\_G18

AK44  
AL45  
AL44  
AF45  
AH36  
AH39  
AG41  
AF44

GPP\_A1/LAD0/ESPL\_I00  
GPP\_A2/LAD1/ESPL\_I01  
GPP\_A3/LAD2/ESPL\_I02  
GPP\_A4/LAD3/ESPL\_I03

GPP\_A5/LFRAME/ESPL\_CS#  
GPP\_A6/SERIRQ/ESPL\_CS#  
GPP\_A7/PIRQ/ESPL\_ALERT#  
GPP\_A0/RCIN/ESPL\_ALERT#  
GPP\_A14/SUS\_STAT#/ESPL\_RESET#  
GPP\_A9/CLKOUT\_LPC/ESPL\_CLK  
GPP\_A10/CLKOUT\_LPC1

GPP\_G19/SM#  
GPP\_G18/NMI#  
GPP\_E6/DEVSLP2  
GPP\_E5/DEVSLP1  
GPP\_E4/DEVSLP0  
GPP\_F9/DEVSLP7  
GPP\_F8/DEVSLP6  
GPP\_F7/DEVSLP5  
GPP\_F6/DEVSLP4  
GPP\_F5/DEVSLP3

SRN2103 8.2KOhm  
NA

AR15 1PU  
AY15 1PU S\_GPP\_A1  
AV17 1PU S\_GPP\_A2  
BE14 1PU S\_GPP\_A3  
S\_GPP\_A4

BF14  
BC13  
AY13 S\_ESPL\_CS#  
AU15 S\_GPP\_A7

BF16  
BE15  
AY17 CK\_24M\_SIO\_R

R43  
U45 S\_GPP\_G19  
S\_GPP\_G18

AK44  
AL45  
AL44  
AF45  
AH36  
AH39  
AG41  
AF44

GPP\_A1/LAD0/ESPL\_I00  
GPP\_A2/LAD1/ESPL\_I01  
GPP\_A3/LAD2/ESPL\_I02  
GPP\_A4/LAD3/ESPL\_I03

GPP\_A5/LFRAME/ESPL\_CS#  
GPP\_A6/SERIRQ/ESPL\_CS#  
GPP\_A7/PIRQ/ESPL\_ALERT#  
GPP\_A0/RCIN/ESPL\_ALERT#  
GPP\_A14/SUS\_STAT#/ESPL\_RESET#  
GPP\_A9/CLKOUT\_LPC/ESPL\_CLK  
GPP\_A10/CLKOUT\_LPC1

GPP\_G19/SM#  
GPP\_G18/NMI#  
GPP\_E6/DEVSLP2  
GPP\_E5/DEVSLP1  
GPP\_E4/DEVSLP0  
GPP\_F9/DEVSLP7  
GPP\_F8/DEVSLP6  
GPP\_F7/DEVSLP5  
GPP\_F6/DEVSLP4  
GPP\_F5/DEVSLP3

SRN2103 8.2KOhm  
NA

AR15 1PU  
AY15 1PU S\_GPP\_A1  
AV17 1PU S\_GPP\_A2  
BE14 1PU S\_GPP\_A3  
S\_GPP\_A4

BF14  
BC13  
AY13 S\_ESPL\_CS#  
AU15 S\_GPP\_A7

BF16  
BE15  
AY17 CK\_24M\_SIO\_R

R43  
U45 S\_GPP\_G19  
S\_GPP\_G18

AK44  
AL45  
AL44  
AF45  
AH36  
AH39  
AG41  
AF44

GPP\_A1/LAD0/ESPL\_I00  
GPP\_A2/LAD1/ESPL\_I01  
GPP\_A3/LAD2/ESPL\_I02  
GPP\_A4/LAD3/ESPL\_I03

GPP\_A5/LFRAME/ESPL\_CS#  
GPP\_A6/SERIRQ/ESPL\_CS#  
GPP\_A7/PIRQ/ESPL\_ALERT#  
GPP\_A0/RCIN/ESPL\_ALERT#  
GPP\_A14/SUS\_STAT#/ESPL\_RESET#  
GPP\_A9/CLKOUT\_LPC/ESPL\_CLK  
GPP\_A10/CLKOUT\_LPC1

GPP\_G19/SM#  
GPP\_G18/NMI#  
GPP\_E6/DEVSLP2  
GPP\_E5/DEVSLP1  
GPP\_E4/DEVSLP0  
GPP\_F9/DEVSLP7  
GPP\_F8/DEVSLP6  
GPP\_F7/DEVSLP5  
GPP\_F6/DEVSLP4  
GPP\_F5/DEVSLP3

SRN2103 8.2KOhm  
NA



AR15 1PU  
AY15 1PU S\_GPP\_A1  
AV17 1PU S\_GPP\_A2  
BE14 1PU S\_GPP\_A3  
S\_GPP\_A4

BF14  
BC13  
AY13 S\_ESPL\_CS#  
AU15 S\_GPP\_A7


BF16  
BE15  
AY17 CK\_24M\_SIO\_R

R43  
U45 S\_GPP\_G19  
S\_GPP\_G18


AK44  
AL45  
AL44  
AF45  
AH36  
AH39  
AG41  
AF44








H410: 02001-00751700




GPI PU




H410: 02001-00751700






# POWER FLOW



# NOT SUPPORT DSW

Power plane




if NO DSW , please use shortpin



# SUPPORT DSW

Power plane

Control link




Control link




**PCH\_PWRGD & VCCST\_PWRGD**  
**Sequence Control Ckts**

+3V 500k  
SR128  
8.2KOhm  
NA  
S\_PWRGD S\_PWRGD S\_PWRGD  
[58,100]




## PCH\_SYSPWROK Sequence Control Ckts

The diagram illustrates the PCH\_SYSPWROK sequence control circuit. It shows a signal line for `P_VR_READY_10_S00X` with two points of interest: 1 and 2. A blue arc labeled `SR132` connects point 1 to point 2. A red arrow labeled `OK` points from point 2 to the right. A dashed box on the right contains a red double arrow pointing right, labeled `S_SYSPWROK` and `[S#]`, with the text `FU on PCH side` below it. Below the signal line, there are two horizontal lines representing power supply signals: `+VCC_EOP10_PWRGD (OD)` and `+VCC_EDRAM_PWRGD (OD)`. An upward-pointing arrow indicates the timing relationship between these power signals and the main signal line.



1. PCH will have a minimum of a 1ms delay from PCH\_PWROK to assertion of PROCPWRGD.
2. PWRPST# and (PCH\_PWRM, SYS\_PWRM, PROCPWRGD) Refer to PDS Figure 4U-1 SML S Flow Diagram for SYS\_PWRM/PCH\_PWRM Generation
3. It is recommended that SYS\_PWRM be asserted after both PWRM assertion and processor PCH does not monitor
4. PCH\_PWRM and SYS\_PWRM both needs to be high to exit reset, but either signal can come up first. SYS\_PWRM be asserted after both PWRM assertion and processor core VR\_PWRGD assertion.



<Variant Name>



**Title:** **SPTH EUP Control**

**ASUSTeK COMPUTER INC**

**Engineer:** **Morse\_Peng**

Size

Project Name

Rev

**A3**

**SkyLake VC**


**R1.00**

Date: **Friday, March 20, 2020**


Sheet **66** of **60**

Standard Circuit	
B108	SPI
REV.	F1_0_3G_Beta
SPI	/X/SPI

## BIOS





PDG 1.0版R1+R2為65ohm+50ohm




TPM: 12006-00321700  
SPI: 12006-00322500  
根據需求自行選擇料號並  
修改成對應的part reference


注意SR194,SR195的擺放位置,  
避免F\_BIOS\_WP#和F\_SPI\_HOLD#的殘線



SPI TPM Card 上 SPI Bus layout length 368 mils




SPI TPM Header  
公頭母頭連接長度  
6.3mm, 約 250mils




PEAK 30mA

USE SMD BIOS ,PCH 3V\_SPI should change to 3VSB


SPI DIP SOCKET



F



SPI0 2 Load Topology







<Variant Name>

ASUS		Title :	SINGLE BIOS	
ASUSTek COMPUTER INC.		Engineer:	IAN	
Size	Project Name	R1.02A		Rev
A3	Z87-PRO			
Date:	Wednesday, May 27, 2020	Sheet	67	of 115

Sel Pin	Function	
L	N_in to N_outa	PCIEX8_3
H	N_in to N_outb	PCIEX8_2


<Variant Name>

		Title : HDMI	
ASUSTek Computer Inc.		Engineer: alex_zhou	
Size	Project Name	Rev	
A3	Standard Circuit	0.01A	
Date: Monday, March 23, 2020		Sheet	68 of 115




<Variant Name>

若需要rocketlake cpu不上電  
則上此部分線路



<Variant Name>



<Variant Name>

		Title :	
ASUSTek Computer Inc.		Engineer: Jay_Tong	
Size A3	Project Name Standard Circiut	Rev 0.01A	
Date: Friday, May 15, 2020		Sheet 71	of 115

<Variant Name>

		Title : <b>HDMI</b>	
ASUSTek Computer Inc.		Engineer: <i>alex_zhou</i>	
Size  <b>D</b>	Project Name  <b>Standard Circuit</b>		Rev  <b>0.01A</b>
Date: <b>Monday, March 23, 2020</b>		Sheet <b>72</b> of <b>113</b>	



Title : HDMI

ASUSTek Computer Inc.

Engineer: alex\_zhou

Size  
D


Project Name  
**Standard Circuit**

Rev  
0.01A


Date: Monday, March 23, 2020

Sheet 73 of 113


note：台北和蘇州機種去掉電容直連后在QTC測試PASS，經leaders討論后決定去除電容變為直連



180度connector



180度connector



顏色：LIGHT GRAY

<Variant Name>

**ASUS**





Title : SATA6G\_12345(CHPSET)

Engineer: KENNY\_CHEN


Size	Project Name	Rev
A2	Z87-PRO	11.00

Date	Friday, May 15, 2020	Printed	74	of	115
------	----------------------	---------	----	----	-----

Title  <Title>		
Size  A	Document Number  <Doc>	Rev  <RevCode>
Date:	Monday, March 23, 2020	Sheet 75 of 133



## USB2 Header



[77] S\_USB\_PN7


[77] S\_USB\_PP7

[77] S\_USB\_PN8



[77] S\_USB\_PP8

<Variant Name>



Reserve USB Guard with short pin



Delete it for EMS



Delete it for EMS



must use protected 5VSB power

must use protected 5VSB power


<Variant Name>

<b>ASUS</b>		Title : USB2 Port	
ASUSTEK COMPUTER INC		Engineer: Keli_Huang	
Size	Project Name	Rev	
A1	Chipset USB Demo Circuit	0.0	
Date: Monday, May 18, 2020	Sheet 77	of 100	






## Reserve USB Guard with short pin




## Reserve USB Guard with short pin




Delete it for EMS

## ESD Diode




## ESD Diode




Delete it for EMS

## 2nd ESD Diode



## 2nd ESD Diode









Formal Name:

ASUS		Title : USB2 Port	
ASUSTEK COMPUTER INC		Engineer: Kell_Huang	
Size	Project Name	Chipset USB Demo Circuit	
A1			Rev
1	1	1	1

Title			
<Title>			
Size	Document Number		Rev
Custom	<Doc>		<RevCode>
Date:	Monday, March 23, 2020	Sheet	84 of 1

OC# circuit for Intel






<Variant Name>

# Port 12

Delete it for EMS




## ESD Diode



# Port 34


Delete it for EMS

## ESD Diode




Document Number:


## PL CAP




## PL CAP




## USB Connector




## USB 2.0 Header



## USB 3.0 Header



## USB Power CAP recommend placement



<Variant Name>

+5VSB\_DUAL current:  
 DIMM\*4=7A, DIMM\*2=5A, DIMM not generate from +5VSB\_DUAL=0A  
 USB 2.0=0.5A/port  
 USB 3.x=1A/port  
 USB Type C=3A/port  
 if +5VSB\_DUAL current (DIMM+USB 2.0 Port+USB 3.x Port) > 15A, add UQ706


N-MOS	Max Current
Power PAK MOS 4 mohm	15A
Power PAK MOS 6 mohm	13A
DPAK MOS 9 mohm	10A

MOS 6 mohm

Max 13A

1. 當 +5VSB\_DUAL current (DIMM+USB Port) <= 13A 時, N-MOS1 使用 Power PAK MOS 6 mohm, 沒有 N-MOS2
2. 當 13A < +5VSB\_DUAL current (DIMM+USB Port) <= 15A 時, N-MOS1 使用 Power PAK MOS 4 mohm, 沒有 N-MOS2
3. 當 15A < +5VSB\_DUAL current (DIMM+USB Port) <= 25A 時, N-MOS1 使用 Power PAK MOS, N-MOS2 使用 DPAK MOS 9 mohm
  - <1> 當 DIMM 電流+ PCB Layout 由 N-MOS1 供電的 USB Port 電流 <= 13A 時, N-MOS1 使用 Power PAK MOS 6 mohm
  - <2> 當 13A < DIMM 電流+ PCB Layout 由 N-MOS1 供電的 USB Port 電流 <= 15A 時, N-MOS1 使用 Power PAK MOS 4 mohm
4. 當 +5VSB\_DUAL current (DIMM+USB Port) > 25A 時, 請與 Power Team 另外討論 N-MOS Solution
5. 若 Memory Power 不是用 +5VSB\_DUAL 產生, 則 DIMM 電流按 0A 計算
6. 因為 N-MOS1 在 Power Team Circuit 中, 請注意與 Power Team check Power Circuit 中 N-MOS1 是否正確
7. N-MOS2 若因為 PCB 面積不足放不下 DPAK MOS 9 mohm, 可改用 Power PAK MOS 6 mohm

注意：  
 UQ706 請與 各自機種 power 部分PQ4500 用料 保持一致，  
 若用到UQ706機種by project自行修改用料  
 若1顆6 mOhm EA跨壓不過，請先將PQ4500換4m Ohm測試，  
 若仍不過，PQ4500 & UQ706各上1顆 6m Ohm測試



<Variant Name>


<b>ASUS</b>		Title : N-MOS2	
ASUSTEK COMPUTER INC		Engineer: Kell_Huang	
Size A3	Project Name Chipset USB Demo Circuit	Rev 0.0	
Date: Friday, March 20, 2020	Sheet	88	of 100

USBPWR\_SW# Circuit for Chipset GPIO



- 1. Choose USBPWR\_SW# Circuit by Project
- 2. Check PWROK Signal Net Name by Platform

上件option說明：  
若使用SIO6798D 5VSB\_DUAL控制線路：/NOSIO5VSB\_DAULECTRL 不上件  
若不使用SIO6798D 5VSB\_DUAL控制線路：/NOSIO5VSB\_DAULECTRL 上件  
  
若使用SIO6798D 5VSB\_DUAL控制線路：/SIO6798SEQ or /NOSIO6798SEQ可以2選1上件，但若上件/SIO6798SEQ，此時方框內其餘零件均不可上件  
若不使用SIO6798D，/NOSIO6798SEQ & /NOSIO5VSB\_DAULECTRL 都上件

+5VSB\_DUAL default no power, reserve USB Inrush Circuit



<Variant Name>




ALC887-VD2 & ALC892 Circuit

- 1. Modify AU1 Part Number by Project
- 2. Modify IO Power by Project
- 3. Delete A\_EAPD if not need


- 4. Delete A\_SPDIFO\_HEADER if not need
- 5. Delete A\_SPDIFO\_OPTICAL if not need
- 6. Delete Side Surround for Rear 3 Jacks or 5Jacks

- 7. Delete CEN/LFE & Surround for Rear 3 Jacks
- 8. Block 8,9, select one of them according if support s0ix



BOM	
N/A	mount
/X	unmount


STANDARD CIRCUIT	
X3NB	Audio
SZ_Audio_1.0F	
HD_STANDARD_AUDIO	



AAFP Circuit

- 1. Choose AAFP Header Circuit by Codec,and change AAFP part number by your request,block 6,7, or 8
- 2. Choose HP Circuit with or without AMP/De-POP/Switch by Project,block 1,2,3,4
- 3. Modify ACE9, ACE10 Part Number by Project
- 4. IF you use 1220, AC13,AC14,AC15,AC16 option must change to N/A and change part number to varistor
- 5. Modify ARN202 value to 4.7k if you use 887,block 5
- 6. For Gamer Project with ALC1150, AL13, AL14 change to 470Hm
- 7. change AC37,AC38 part number if you have AMP,block 6

for ALC887-VD2/ALC892/ALC1150/ALC1220X




DIP CAP  
EL 100U : 11V040107321  
PL 100U : 11031V0001F000

AL13, AL14  
75 Ohm: 10V213750010  
47 Ohm: 10V213470010

AC13, AC14  
100PF : 11V232101630  
Varistor: 07V200402020

Taping DIP CAP  
Chemicon 100U T: 11011-00024100  
Elan 100U : 11011-00025000  
Nichicon 100U T: 11011-00026200


Taping DIP CAP  
PL 100U T:11031V0001F400



ARN202 change to 4.7K Ohm for ALC887-VD2

AAFP

for ALC887-VD2/ALC892




AC37, AC38  
0.01uF without AMP: 11V232103370  
0.033uF with AMP : 11V232333370

Delete it for EMS



# Rear 3Jacks Circuit

1. Choose Jack Detect Circuit by Codec,block 1,2,3
2. Choose LOUT DIP CAP Type by Codec & Project,block 4,5,6
3. Choose LOUT Circuit with or without De-POP/Switch by Project,block 7,8
4. Modify ACE1, ACE2 Part Number by Project
5. Choose Rear MIC VREF Circuit by Project ,block9,10
6. For Gamer/Gaming modify AC17, AC18 part by request
- 7 if you use 1220 ,Modify AC1,AC2,AC3, AC4, ,AC5,AC6, Part Number to varistor and Optional to N/A

Delete it for EMS



for ALC887-VD2/ALC892



Audio CAP using rule,pls change all dip caps partnumber according bellow rule

Z390,B450 ROG / Strix series	Nichicon
Z390,B450 PRIME / TUF Series	ELNA
Intel H310,H310C,H110&AMD A320 series	Chemicon
other chipsets except above series	Nichicon

<Variant Name>

ASUS		Title :	3 Jacks
ASUSTEK COMPUTER INC		Engineer:	SZ Design IP
Size	Project Name	AUDIO Demo Circuit	
A3		Date:	Thursday, May 28, 2020
		Sheet	93 of 100

DIP CAP  
EL 10U : 11G040822620  
PL 10U : 11V090106207

Taping DIP CAP  
Chemicon 10U T: 11011-00064100  
Elan 10U:11011-00065000  
Nichicon 10U T: 11011-00066200

DIP CAP  
EL 100U : 11V040107321  
PL 100U : 11031V0001F000

Taping DIP CAP  
Chemicon 100U T: 11011-00024100  
Elan 100U :11011-00025000  
Nichicon 100U T: 11011-00026200



AC1, AC2, AC3, AC4, AC5, AC6  
100PF : 11V232101630  
Varistor: 07V200402020

Taping DIP CAP  
PL 100U T:11031V0001F400

Audio GAP & Power Circuit

- 1. Choose Resistor & Capacitor over GAP Circuit by Project
- 2. Keep or delete Audio Power LDO Circuit by Project
- 3. Modify APCE4 Part Number by Project

Normal Gap




BOM	Audio Power from 5VSB	Audio Power from 12V LDO 5V
/AUDIO_PWR_5VSB	mount	unmount
/AUDIO_PWR_LDO	unmount	mount

<Variant Name>

# SPDIF

1. select block 1,2, or 3 by project



<Variant Name>

		Title :	SPDIF
ASUSTEK COMPUTER INC		Engineer:	SZ Design IP
Size A	Project Name <b>AUDIO Demo Circuit</b>		Rev 0.0
Date: Friday, May 15, 2020		Sheet	95 of 100

# RTL8111H/L8200A Circuit

A. Modify PCIE Reset Signal Net Name by Project

B. Modify L1U1 Part Number by Project

C. Choose Wake-up Signal Circuit by Project

D. Delete CLKREQ#\_LAN1 if not need

E. Choose L1\_ISOLATE# Circuit by Project

F. Modify +3V to +3V\_S0IX if support Intel S0IX

## C.2


only PCIE Wake

[B8] S\_WAKE#\_LAN1

## E.1

for Other Platform

[B7] L1\_ISOLATE#




STANDARD CIRCUIT	
Y00B	LAN
SZ_IG_LAN_1.1B	
LOGO_HD_DEMO_LAN	

BOM	S3/S4/S5 wake-up from PCIE Wake	S3/S4/S5/Deep S4/Deep S5 wake-up from SIO Wake
/LAN1_PCIE_WAKE	mount	unmount
/LAN1_SIO_WAKE	unmount	mount



please select pcie port which can be separate disabled

L1\_ISOLATE# GPIO select:  
1. could be GPI & GPO both, default GPI (no internal pull-down/pull-high resistor)  
2. main power plane or stand by power plane, 3V tolerance  
3. GPI to enable Realtek LAN  
4. GPO low to disable Realtek LAN




RTL8111H : 06112-00030200  
L8200A : 06112-00430000

for Realtek LAN




## GLAN + USB2 \*2 Connector



SUPPORT POE donot use Pajero


Delete it for EMS



<Variant Name>

LAN1 Deep S4/S5 Wake-up Circuit

1. Remove Short-Pin L1R88 in LAN1 IC Page




for Intel PHY

- 2. for Intel PHY LAN, L1\_LAN\_DISABLE# renamed L1\_LAN\_DISABLE#\_R in LAN1 IC Page
- 3. for Intel PHY LAN, L1\_LAN\_WAKE# renamed L1\_LAN\_WAKE#\_R in LAN1 IC Page

for PCIE LAN1

- 4. for PCIE LAN, S\_WAKE# renamed S\_WAKE#\_LAN1 in LAN1 IC Page
- 5. for Intel PCIE LAN, make sure L1\_DEV\_OFF# choose +3VSB\_ATX power plane GPIO




Title  <Title>		
Size  A	Document Number  <Doc>	Rev  <RevCode>
Date:	Friday, March 20, 2020	Sheet 99 of 1


# LPT Circuit

- A. Choose use Single Resistor or RES\_A by Project
- B. Choose LPT Port Connector/Header Type
- C. Modify Part Number of LPT Connector/Header by Color

## Power from VGA Port




## LPT PORT




## A.2

### RES A



## B.2



BOM	need LPT Port	no LPT Port
/LPT	mount	unmount

<Variant Name>


## COM Circuit

- A. Choose COM Port Connector/Header Type
- B. Choose use RI# to do LAN wake-up from SIO or not by Project
- C. Modify Part Number of COM Connector/Header by Color
- D. Keep or delete O\_RI# Circuit by Project
- E. Modify O\_RI# pill-high power by Project


## COM PORT

### D

If need COM Port wake-up function,  
Change BRN101, BQ14 Optional to  
COM





### E



### A.2

#### COM Header




for use COM Port RI# to do LAN wake-up from SIO function

modify SIO RI# Pin net name to LAN\_SIO\_WAKE#

for not use COM Port RI# to do LAN wake-up from SIO function

### B.2



When mount /COM

LAN wake-up from SIO	O1R171	O1Q171 & O1D171
support	unmount	mount
not support	mount	unmount

BOM	need COM Port	no COM Port
/COM	mount	unmount

When unmount /COM

LAN wake-up from SIO	O1R171	O1Q171 & O1D171
support	unmount	unmount
not support	unmount	unmount


<Variant Name>

<b>ASUS</b>		Title :	COM
ASUSTEK COMPUTER INC		Engineer:	SZ Design IP
Size	Project Name	Super I/O Demo Circuit	
A3		Rev	0.0
Date:	Wednesday, May 27, 2020	Sheet	102 of 100

# Panel Circuit


- Choose PANEL/F\_PANEL Signal ESD Solution by Project
- Choose PANEL/F\_PANEL Circuit + Chassis Intruder Circuit by Project
- Choose Chassis Intruder Signal connect to SIO or Chipset by Project
- Choose SPEAKER Header Circuit + BUZZER Circuit by Project
- Choose PLED Circuit by Project
- Choose PLED control by SIO or Chipset
- If use Memory Power control PLED, check Memory Power Net Name
- Modify Part Number of PANEL/F\_PANEL/SPEAKER Header by Color

## A.1




## B.1

10 Pin F\_PANEL + 4 Pin SPEAKER



CHASSIS INTRUDER HEADER



C


BOM	need SPEAKER	no SPEAKER
/SPEAKER_4PIN	mount	unmount

BOM	need BUZZER	no BUZZER
/BUZZER	mount	unmount

BOM	need CHASSIS	no CHASSIS
/CHASSIS	mount	unmount


- PLED/S\_PLED GPIO select:
- GPIO with blink function, default GPI(no internal pull-down resistor)
- stand by power plane, 3V tolerance
- Porting Guide: default keep GPI enable blink 0.5Hz or 1Hz function when enter S3, disable blink function and back to GPI when resume from S3

## D.1



## E.1

Power LED power source use +5VSB



<Variant Name>

# EATX Power Circuit

A. Choose EATX Power Circuit by Project


B. If choose EATX 24Pin Circuit, choose EATX Connector with 0 Ear, 1 Ear or 2 Ears by Project

C. If choose EATX 24Pin Circuit, choose +3V\_ATX & +3V Circuit by Project

D. If support Intel S0ix, add SC945, SC946 & Off-Page Net O\_PSON#\_O1 change to ATX\_PSON#

E. Modify Part Number of EATX Connector by Color


## A.1



## D

for S0ix

& Off-Page Net O\_PSON#\_O1  
change to ATX\_PSON#




<Variant Name>

## KBMS Circuit


- Choose KBMS Power Source by Project
- If KBMS share power with USB Port, modify Share Power Net Name by Project
- Choose KBMS Port Connector by Project
- If choose KB & USB 2.0 Connector, check USB 2.0 Port D+/D- Signal begin with 0 or 1, then modify USB 2.0 Port D+/D- Signal Net Name by Project
- If choose KB & USB 3.0 Connector, modify USB Port TX/RX/D+/D- Signal Net Name by Project
- If choose KB & USB Connector, modify USB Port Power Net Name by Project
- If choose KB & USB Connector, modify Connector Part Reference by Project

## C.2

### KBMS



### KBMS



<Variant Name>


## ERP Circuit

A. Choose ERP Circuit by Project

B. OR764, OR765 choose Short-Pin, Resistor or delete by Project

[20,89,100]


O\_DEEP\_S5



BOM	no SIO ERP & SIO DSW	SIO ERP	SIO DSW
/NO_EUP	mount	unmount	unmount
/EUP	unmount	mount	mount
/NO_SIODSW	mount	mount	unmount
/SIODSW	unmount	unmount	mount


## A.2

### Normal ERP Circuit



## B.2

### Resistor



<Variant Name>

		Title :	ERP
ASUSTEK COMPUTER INC		Engineer:	SZ Design IP
Size A3	Project Name Super I/O Demo Circuit	Rev 0.0	
Date: Friday, May 15, 2020	Sheet 106	of 100	


# Stand By LED & HW Monitor Circuit

- A. Choose Stand By LED Circuit by Project
- B. Keep or delete TR\_PCH Circuit by Project
- C. Keep or delete T\_SENSOR Circuit by Project
- D. Keep or delete VCORE Power Controller TEMP Detect Circuit by Project
- E. Keep or delete GFX Power Controller TEMP Detect Circuit by Project
- F. Modify Part Number of T\_SENSOR Header by Color

BOM	no Stand By LED	need Stand By LED without GPIO control	need Stand By LED with GPIO control
/StandByLED	unmount	mount	mount
/StandByLED_without_GPIO	unmount	mount	unmount
/StandByLED_with_GPIO	unmount	unmount	mount

BOM	need TR_PCH	no TR_PCH
/TR_PCH	mount	unmount

BOM	need T_SENSOR	no T_SENSOR
/T_SENSOR	mount	unmount



<Variant Name>

# CPU\_FAN PWM Mode QFAN Circuit


- A. Choose Single Resistor or RES\_A by Project
- B. Remove CPU\_OPT if don't need
- C. Modify Part Number of CPU\_FAN Header & CPU\_OPT Header by Color

BJT Cap

A.2

PWM Mode - Single Resistor

## PWM Mode



<Standard Name>

## CHA\_FAN PWM Mode QFAN Circuit


- A. Choose Single Resistor or RES\_A by Project
- B. Remove the CHA\_FAN which don't need

- C. If only one CHA\_FAN, rename CHA\_FAN1 to CHA\_FAN
- D. Modify Part Number of CHA FAN Header by Color

- E. Modify SEN & PWM Signal Net Name by Project

BJT Cap

## 4 Pin PWM Mode - RES\_A





# m-ATX Screw Hole Circuit



A. Connect H3 to GND or A\_GND by Project

Delete it for EMS



## m-ATX Screw Hole



place on bottom side  
origin-xy: (9350.00, 9350.00)



place on bottom side  
origin-xy: (9350.00, 3150.00)




place on bottom side  
origin-xy: (9350.00, 1350.00)


place on bottom side  
origin-xy: (6500.00, 2950.00)

## MB SCREW FOOTPRINT

s\_hole\_c380d160n\_v12



s\_hole\_c380d160n\_up\_v12




< 9.3 inch

(X,Y) = (0,0)

< 9.6 inch

<Variant Name>





A

## ASUS PCB Logo Circuit


A. Choose ASUS Logo by Project

C. Keep or remove NEED\_COMP\_SILK by Project





B. Choose KCC Logo by Project



PCB MADE IN CHINA



CAN ICES-3 ( B )/NMB-3( B )



B

10mm without Wifi



KCC Logo without Wifi



KCC Logo with Wifi



<Variant Name>

		Title : PCB Logo	
ASUSTEK COMPUTER INC		Engineer: SZ Design IP	
Size A3	Project Name Silkscreen Demo Circuit	Rev 1.0C	
Date: Monday, June 01, 2020	Sheet	111	of 116

# Selling Point

## 1. Selling Point 新增流程及窗口人員



## 2. 如何抓取 Selling Point Part, 如下圖

	Property	Compare	Value
1	PCB Footprint	Contains	mb_text
2	PCB Footprint	Contains	uefi
3			

← 搜索 "PCB Footprint", 內容包含 "mb\_text"

← 搜索 "PCB Footprint", 內容包含需要的 Selling Point 中的 Key Word

Graphic

- Normal
- Convert

PackagingParts Per Pkg: 1

M?UEFI BIOS<Value>

Property	Database Contents	Visible			
Table	Part Number	Component_Name	Description	Value	Electric
ASUS_CS3	temp_AH0800567062	mb_text_uefi_bios		UEFI BIOS	

## 3. Example

<Variant Name>

Delete it for EMS

## 圓形光學點

LayoutRD 會依空間大小，  
擺放大顆或小顆光學點；  
所以兩種光學點都需畫入線路中，  
最後再做刪除。


大顆光學點

Delete it for EMS


## 十字光學點

LayoutRD 會依空間大小，  
擺放大顆或小顆光學點；  
所以兩種光學點都需畫入線路中，  
最後再做刪除。

小顆光學點



<Variant Name>



Delete it for EMS


<Variant Name>		Title : PCB Impedance Point	
ASUSTEK COMPUTER INC		Engineer: SZ Design IP	
Size A3	Project Name Silkscreen Demo Circuit	Rev 0.20	
Date: Thursday, May 21, 2020	Sheet 114	of 116	

# Debug Header Circuit

- A. Choose Debug Header by Project
- B. If choose COM Debug Header, take care Debug Signal Net Name is different by Project
- C. If choose LPC Debug Header, modify Clock Signal Net Name by Project

## A.1

Delete it for EMS



BOM	need COM Debug Header	no COM Debug Header
/COM_DEBUG	mount	unmount

BOM	need LPC Debug Header	no LPC Debug Header
/LPC_DEBUG	mount	unmount

<Variant Name>

# Intel Platform

You can only choose


8

pcs PCB Impedance point for your project

Priority 0 (must choose)

## DDR4 CLK

62 Ohm +/- 10%




## DDR4 DATA/Control

40 Ohm +/- 5 Ohm




## DDR4 DQS

68 Ohm +/- 10%



## DDR4 Add/CM


35 Ohm +/- 5 Ohm



Priority 1, choose 4 if MB have these functions


2

USB 3.0 TX/RX  
85 Ohm +/- 10%




3

LAN  
100 Ohm +/- 10%




4

PCIE GEN2/3  
85 Ohm +/- 10%




5

USB2.0  
85 Ohm +/- 10%




6

DP/DVI/HDMI  
85 Ohm +/- 10%



7


DMI  
85 Ohm +/- 10%



\*\*\* You can only choose 1 function to place point per block \*\*\*







Delete it for EMS

<Variant Name>		Title : PCB Impedance Point	
ASUSTEK COMPUTER INC		Engineer: SZ Design IP	
Size A3	Project Name Silkscreen Demo Circuit	Date Tuesday, March 24, 2020	Rev 0.20
Sheet 116		of 116	



Variant Name

Strapping Pin	
GPIO Pin	V5B_CTL_RN0
GPIO 65	V5B_CTL_RESET_V5P
GPIO 66	V5B_CTL_GATE_V5P & GPIO
GPIO 67	V5B_CTL_GATE_V5P & Watch
GPIO 127	-GPIO_Monitor
GPIO 111	-GPIO_DUAL_Monitor
GPIO 118	-GPIO_A1A_Monitor



ECM	Pin 16, 17 used as Input Power Sequence Signals Group 2	Do not use Pin 16, 17, 18 as Input Power Sequence Signals Group 2
ECM-EC	unused	unused
ECM-ECM-EC	unused	unused

BSM	LPC Mode	aSPI Mode
LPC	disabled	unsupported
aSPI	unsupported	disabled

ST-2016-0000 (2016-07)	
0000	0000000000
0000000000	

	SARJUS Slave to EC	SARJUS Master to PCM LED EC
SiO SARJUS	Pc-75, 76	Pc-81, 82

[illegible]